Generate for assign statement -> how to?

In reply to ldm_as:

https://verificationacademy.com/forums/systemverilog/combination-generate-and-macro#reply-41576