Generate block and Macro combination

SystemVerilog
2

In reply to mitesh.patel:

It is difficult to get an idea from this code. I think there maybe some issue with back-ticks (`). Can you provide a minimal code where you get this error? (MCVE).