Verification Academy
Function with timing control
SystemVerilog
SystemVerilog
KillSteal
August 5, 2022, 8:55pm
2
In reply to
Mitu Raj
:
SV functions cannot consume simulation time. Try the same with “task”.
show post in topic