Formal Verification SVA assume signal to NOT toggle at negedge

[ben2]

In reply to ben@SystemVerilog.us:

I checked, Yes, multiclocking should be supported in general.
Ben