Force statement in System Verilog under if begin end

[samirxd]

In reply to abhi9891:

it might be the case where Register write can take some time to reflect the value at destination.
The response for that write can come before.