Force inout port

SystemVerilog
11

In reply to dave_59:

Thanks Dave. You are right. I just saw the rule is different for input and output ports if kind is omitted and explicit data_type syntax is used.