In reply to stf.cpll:
Since SystemVerilog is mainly used to describe hardware, it’s not necessary to access the internal representation of a data type in the memory of the simulation platform.
But Verilog does provide a $realtobits and $bittoreal conversion function to give you access to the representation in memory. Note that this representation does not always translate to how a real value would be represented in hardware.