Factory type override of sequence item does not work

UVM
,
9

In reply to ABD_91:

Where do things stand now? Does the testbench compile and simulate?

If the user insists on base type parameterization, have them look at this SystemVerilog blog that I wrote on the topic.