Example uvm testbench for a simple rtl such as register slice

UVM
,
4

In reply to Srini @ CVCblr.com:

The code that Srini provided is at
http://SystemVerilog.us/fv/reg_slice.tgz

Many thanks Srini!
ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr