In reply to ravi:
Chapter 9 of the QuestaSim user manual covers mixed-language simulation. There is a section on instantiating SystemC modules within Verilog/SystemVerilog.
In reply to ravi:
Chapter 9 of the QuestaSim user manual covers mixed-language simulation. There is a section on instantiating SystemC modules within Verilog/SystemVerilog.