In reply to ben@SystemVerilog.us:
Hey Ben, thank you, I am still finishing an UART to do verification first with SV and then with OVM.
I will follow all your comments, thank you very much,
I already saw your book: Real Chip Design and Verification, sounds very interesting, thank you,
Mario Tonanboo