You can use the always. You do not need the always_ff; synthesis will object to the initial statement. Ben systemverilog.us