In reply to babanrosesalluri5:
import uvm_pkg::* include in all file
`include "uvm_pkg.sv - include in all file
second thing you making clock on top then no need to rand clk in sequence_item class
you have added analysis port in agent ,env, that is not required