Empty Sequence in systemverilog

SystemVerilog
,
4

In reply to RAGHU_BHAT:

Hi Raghuraj,

As a follow up question In this link please refer example describing ‘go to repetition operators’ how is that sequence mentioned reflects the waveform given?

Thanks