Elegant way to define range of bits

SystemVerilog
,
6

In reply to ben@SystemVerilog.us:

There are other ways of addressing this:

  • packed unions
  • aliases
  • macros

It really depends on what the intended meanings of the ranges are.