Hello, I am writing a sequence which requires me to generate a random number to write to a register (in reg_block) which shouldn’t be same as the reset value for any of the registers within the reg_block. I am using the following code for this but it is O(n), I want to make it O(1). forea…

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 9th at 1:00 US/Pacific.

Verification Academy

Efficient way to generate a variable

SystemVerilog

dave_59 July 30, 2020, 10:59pm 2

In reply to mr_2020:

What does O(n) and O(1) mean?