You can’t dynamically instantiate a module. If you instantiate all devices and selectively tie their inputs to GND you will not pay any run-time penalty, just some elaboration setup time.
What I have recommended in the past is to have a two-step flow where you use the randomization features to write a SystemVerilog package that is used in the second step to configure the DUT for running the test.
Dave