Driving internal module in testbench

SystemVerilog
2

See Updated Example Code from DVCon Paper: The Missing Link: The Testbench to DUT Connection