Does SystemVerilog allow to collect coverage on Testbench code?

[fatzcruz]

In reply to dave_59:

Hi! Regarding the usage of function in verilog code, can code coverage tool detect logic inside the function?