Does SystemVerilog allow to collect coverage on Testbench code?

Coverage
3

In reply to dave_59:

Thank you Dave! I think I will go the route of sampling a covergroup from inside the task.