Difference between logic [7:0][3:0] ARRAY; and logic ARRAY [7:0][3:0]; in system verilog

SystemVerilog
1

Is it only that the first one creates a packed array and the latter creates an unpacked array? When it comes to fixed size arrays, are these both the same?

2