Difference between Formal Verification through Model Checking & Assertion Based Formal Verification

SystemVerilog
, , , , ,
5

In reply to ben@SystemVerilog.us:

Ok So from that article, I understand that Assertion Based Formal Verification and Model Checking, both are same.

Correct me, if I am wrong.