Difference between cover property and cover point

[peter1]

In reply to ben@SystemVerilog.us:

Hi Ben,
In formal verification, when do we need to use cover property and assume property?
If only using assume property, is it wrong?
Thanks !