Difference between @cb and @posedge clk

SystemVerilog
3

In reply to dave_59:

Thanks for the reply. Can you elaborate a bit more on what kind of difference ? Probably any example would clarify this.