Verification Academy
Detecting live-lock using SV assertion
SystemVerilog
SystemVerilog
,
assertion
ashokmehta72
April 20, 2020, 9:33pm
3
In reply to
ben@SystemVerilog.us
:
Thanks but I am not sure, I fully understand the use of set_1k.
show post in topic