#delay is not working as expected in system verilog class (timescale issue)

SystemVerilog
,
7

Hi,

did you solve the issue?