`define macros usage

[dave_59]

In reply to saurabh_vlsi:

Macros are preprocessor directives. There are expanded before parsing any Verilog/SystemVerilog syntax.