Declaring class handle as rand

SystemVerilog
, ,
6

In reply to Anil Sharma:

I think you are dealing with a tool issue, try a different one.