CROSS COVERAGE

SystemVerilog
,
4

In reply to dave_59:

Hi Dave,
I don’t fully understand this line
“mode3 matches all 96 bins, so they all get collpased into a single bin”

Can you please elaborate this?

Thanks and regards,
Parvez