Coverage issue

SystemVerilog
4

Sorry, I used some less than, greater than brackets in my reply which filtered some text:

bins a = {1} iff(condition_is_true);
bins b = {2} iff(!condition_is_true);