Cover group

SystemVerilog
,
8

In reply to dave_59:
if i do this then 32 bins are created i need only 23 bins