Cover group

SystemVerilog
,
2

In reply to rakesh reddy:

tr.a+tr.b will be converted to 4 bit output. so 16 bins max.