Counting number of events on clock a, while clock o is forbidden

SystemVerilog
, ,
9

In reply to ben@SystemVerilog.us:

lolzzzzz. nice one :), I will try to explain the problem and the context in detail.