Contraint with 'int unsigned" random variables seem to generate negative numbers

[dave_59]

In reply to Earthling:

These are not negative numbers, just very large positive numbers that overflowed when added together. See Verilog Basics for SystemVerilog Constrained Random Verification which was derived from my DVCon 2020 paper.