Continuous Assignment

[PSU]

In Verilog, Why the left-hand side (LHS) of a continuous assignment must be a net type?

[dave_59]

What's the deal with those wire’s and reg’s in Verilog - Verification Horizons