Constructor

UVM
6

In reply to Shipra_s:

Incorrect. If you don’t code a constructor explicitly, SystemVerilog inserts one for you implicitly. If you do not call super.new as the first statement of a constructor, SystemVerilog inserts one for you.

class A extends uvm_component;
function new(); // implicitly inserted
  super.new();
endfunction
...
endclass