Construction phase vs. build phase

In reply to samerh:

There is no UVM “construction phase”. But it’s inside the UVM build_phase functions that we call the SystemVerilog class constructors.