Constraint sum overflow

SystemVerilog
2

In reply to yourcheers:

plz add below things to constraint


 constraint c2 {
      aa >= 0; bb >= 0; aa < 10; bb < 10;
      aa + bb <= 10;
    }