Constraint Randomization of an Array : No consecutive bits should be one and No of ones should be 12

[dave_59]

In reply to verif_gal:

Plug: Verilog Basics for SystemVerilog Constrained Random Verification | Verification Academy