Constraint problem

SystemVerilog
6

In reply to happysri30:

I would not call that passing. It is failing to fail.

1 Like