Verification Academy
Constraint number generated with bits control
SystemVerilog
SystemVerilog
juhi_p
August 7, 2020, 5:55pm
5
In reply to
dave_59
:
Thanks Dave. I got it.
show post in topic