Constraint inside question

SystemVerilog
4

In reply to zz8318:
you should use the following constraint for m_ele can pick value from the either of the array.
You can also add the distribution, based on your requirements.


constraint
{
  m_ele inside {my_arr0 ,my_arr1,my_arr2};
}