Verification Academy
Constraint for address to be inside 4k boundary
SystemVerilog
constraints
,
SystemVerilog
Chandrashekhar_Goudar
June 2, 2020, 6:04am
8
In reply to
dave_59
:
Thanks Dave for pointing out the mistake.
show post in topic