Verification Academy
Constraint for address to be inside 4k boundary
SystemVerilog
SystemVerilog
,
constraints
dave_59
June 28, 2020, 3:27am
12
In reply to
sfenil1804
:
You’ll need to ask someone with AHB expertise.
show post in topic