Constraint a variable so that it's less likely to retain its current value

SystemVerilog
6

In reply to dave_59:

Can you explain the syntax and meaning of const’(value)?

Does const’() check the value of the variable in the previous cycle?

constraint keep { value[1:0] == const’(value[1:0]) dist {1:=5,0:=95}; }