Constrain sum of elements in an array

SystemVerilog
, ,
21

Hi ssureshgverifier,

This is not working, can you have a look once.

Thanks,