Constrain sum of elements in an array

SystemVerilog
, ,
7

In reply to naveensv:

Please explain your point regarding sum() constraint in more detail.