Constrain sum of elements in an array

SystemVerilog
, ,
2

In reply to georgean:

Your code worked on EDAPlayground on VCS. You should contact your tool vendor.

P.S. You could have also used unique for your uniqueness constraint:


constraint data_unique_c {
  unique { data };
}