Connect DUT signals to interface signal problem in virtual interface limitation

UVM
,
6

In reply to UVM_LOVE:

You have a couple of weaknesses in your testbench/design.
This link is running, but you do not have declared the seq_item, a sequence and the sequencer.