Config db in respect to the sequenctial phases and parallel phases in UVM

UVM
4

In reply to aman007kr:

Sounds a little bit confusing to me, but at the end of build_phase all components of our UVM testbench will exist. Afterwards you can start to connect the components in the connect_phase.